The-OpenROAD-Project / OpenLane
OpenLane is an automated RTL to GDSII flow based on several components including OpenROAD, Yosys, Magic, Netgen, Fault and custom methodology scripts for design exploration and optimization.
See what the GitHub community is most excited about today.
OpenLane is an automated RTL to GDSII flow based on several components including OpenROAD, Yosys, Magic, Netgen, Fault and custom methodology scripts for design exploration and optimization.
Must-have verilog systemverilog modules
The USRP™ Hardware Driver Repository
Open source FPGA-based NIC and platform for in-network compute
HDL libraries and projects
IOb_SoC version of the Picorv32 RISC-V Verilog IP core
Verilog configurable cache
一步一步写MIPS CPU
Deprecated, please go to next generation Ultra-Low Power RISC-V Core https://github.com/riscv-mcu/e203_hbirdv2
Verilog Ethernet components for FPGA implementation
PicoRV32 - A Size-Optimized RISC-V CPU
Verilog behavioral description of various memories